Multi Channel DMA Intel® FPGA IP for PCI Express User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: cum1622067679907
Ixiasoft
Visible to Intel only — GUID: cum1622067679907
Ixiasoft
3.9. Configuration Intercept Interface (EP Only)
For detailed information about this interface, refer to P-Tile Avalon Streaming Intel FPGA IP for PCI Express User Guide (Chapter 4 Section 4.11) or F-Tile Avalon Streaming Intel FPGA IP for PCI Express User Guide (Section 3.9 and Section 5.11) or R-Tile Avalon Streaming Intel FPGA IP for PCI Express User Guide (Section 4.3.7)