Multi Channel DMA Intel® FPGA IP for PCI Express User Guide

ID 683821
Date 4/11/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

8.3.2.4. Completions Management

The kernel module and the hardware supports MSI-X interrupt mechanism as descriptor process completion indication. At queue initialization, the device enables the interrupts in the kernel by using the interrupts framework.

Did you find the information on this page useful?

Characters remaining:

Feedback Message