Visible to Intel only — GUID: dxv1597446899196
Ixiasoft
3.1.6.1. Example Design PHY and Packet Generator Loopback Test
You can access Example Design PHY and Packet Generator Loopback Test tab only if you are using an Intel® Quartus® Prime generated design example. To use this tab of the Ethernet Toolkit, you must disable MAC Loopback Mode option in Example Design Packet Generator Settings group under Statistics Counter tab.
When you turn on the Run Test in External Loopback Mode option, the internal serial loopback is disabled for the IP. When you turn on the Start PHY and Packet Generator Loopback Test option, the test procedure runs a series of processes as shown in the figure below.
Figure 27. Example Design PHY and Packet Generator Loopback Test
Did you find the information on this page useful?
Feedback Message
Characters remaining: