Visible to Intel only — GUID: mtk1596653311047
Ixiasoft
2.1.2. Enabling your Design for the Ethernet Toolkit
To enable the use of the Ethernet Toolkit for E-, H-, and L-Tile Ethernet IPs, you must turn on the Enable JTAG to Avalon Master Bridge parameter in the Ethernet IP parameter editor.
Figure 2. Example of E-Tile Hard IP for Ethernet Intel® FPGA IP Parameter Editor
To enable the use of the Ethernet Toolkit for F-Tile Ethernet IP, you must turn on the Enable Ethernet Debug Master Endpoint parameter in the Ethernet IP parameter editor.
Figure 3. Example of F-Tile Ethernet Intel® FPGA Hard IP Parameter Editor
Did you find the information on this page useful?
Feedback Message
Characters remaining: