Visible to Intel only — GUID: eij1597443351426
Ixiasoft
3.1.5.1. Example Design Packet Generator Settings
You can access Example Design Packet Generator Settings tab only if you are using an Intel® Quartus® Prime generated design example. You can start and stop the packet generator using the options from the tab. You can also set the source and destination address using this tab.
Did you find the information on this page useful?
Feedback Message
Characters remaining: