Intel® Agilex™ F-Series and I-Series General-Purpose I/O User Guide

ID 683780
Date 9/29/2022
Public
Document Table of Contents

2.4.1.4. Single-Ended I/O Termination Implementation Guide

To implement I/O termination in your design, you can assign the termination for your pin using the Intel® Quartus® Prime Assignment Editor or instantiate an OCT Intel® FPGA IP variant.

Did you find the information on this page useful?

Characters remaining:

Feedback Message