Intel® Agilex™ F-Series and I-Series General-Purpose I/O User Guide

ID 683780
Date 9/29/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.4.3. HPS Shared I/O Requirements

The HPS external memory interface uses I/O pins located in the GPIO bank instead of the HPS I/O bank. The 1.2 V VCCIO_PIO powers the GPIO bank instead of the 1.8 V VCCIO_HPS. For the location of the HPS shared GPIO pins, refer to device pin-out files.