Agilex™ 7 Device Configuration via Protocol (CvP) Implementation User Guide

ID 683763
Date 4/01/2024
Document Table of Contents

6.1. Implementation of CvP Initialization Mode

CvP Initialization mode splits the bitstream into periphery and core images. The periphery image is stored in a local flash device on the PCB. The core image is stored in host memory. You must download the core image to the FPGA using the PCI Express link.

You must specify CvP Initialization mode in the Quartus® Prime Pro Edition software by selecting the CvP Settings Initialization and Update and you must also instantiate the PCI Express IP core.

Note: The P-Tile Avalon Memory Mapped IP is not available in the IP Catalog from Quartus® Prime version 21.2 onwards. The replacement IP is the MCDMA-based PCI Express Avalon Memory Mapped IP.
Figure 8. Example Implementation Flow for CvP Initialization