Intel® MAX® 10 General Purpose I/O User Guide

ID 683751
Date 1/27/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.1. GPIO Lite Intel FPGA IP GPIO Lite Intel® FPGA IP

The GPIO Lite IP core supports the Intel® MAX® 10 GPIO components. To implement the GPIOs in your design, you can customize the GPIO Lite IP core to suit your requirements and instantiate it in your design.

GPIOs are I/Os used in non-transceiver general applications, memory-like interfaces or LVDS applications. The GPIO Lite IP core features the following components:

  • Double data rate input/output (DDIO)—A digital component that doubles the data-rate of a communication channel.
  • I/O buffers—connect the pads to the FPGA.
Figure 14. High Level View of Single-Ended GPIO