Intel® MAX® 10 General Purpose I/O User Guide

ID 683751
Date 1/27/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.4. Guidelines: Adhere to the LVDS I/O Restrictions Rules

For LVDS applications, adhere to the I/O restriction pin connection guidelines to avoid excessive jitter on the LVDS transmitter output pins. The Intel® Quartus® Prime software generates a critical warning if these rules are violated.