eCPRI Intel® FPGA IP User Guide

ID 683685
Date 6/21/2024
Public
Document Table of Contents

5.15.6. CPRI 64-bit Vendor Specific TX Interface

Table 52.  Signals of CPRI 32-bit Ctrl_AxC Interface
Signal Name Width (Bits) I/O Direction Description
TX Interface
vs64_tx_ready[N] 8 Input Indicates that CPRI mapper is ready to read a real-time vendor-specific byte from vs_tx_data on the next clock cycle.
vs64_tx_valid[N] 8 Output Write valid for vs_tx_data. Assert this signal to indicate vs_tx_data holds a valid value in the current clock cycle
vs64_tx_data[N] 64 Output Real-time vendor-specific word to be written to the CPRI frame.

The CPRI mapper writes the current value of the vs_tx_data bus to the CPRI frame based on the vs_tx_ready signal from the previous cycle, and the vs_tx_valid signal in the current cycle.

RX Interface
vs64_rx_valid[N] 8 Input Each asserted bit indicates the corresponding byte on the current vs_rx_data bus is a valid vendor-specific byte.
vs64_rx_data[N] 64 Input Indicates Vendor-specific word received from the CPRI frame. The vs_rx_valid signal indicates which bytes are valid vendor specific bytes.