eCPRI Intel® FPGA IP User Guide

ID 683685
Date 6/21/2024
Document Table of Contents

5.15.2. CPRI 64-bit IQ Data TX Interface

Table 48.  Signals of CPRI 64-bit IQ Data Interface
Signal Name Width (Bits) I/O Direction Description
TX Interface
iq64_tx_ready[N] 8 Input Each asserted bit indicates the IP core is ready to write IQ data into iq_tx_datain the next clock cycle. Each bit represents readiness of each byte.
iq64_tx_valid[N] 8 Output Write valid for iq_tx_data.
iq64_tx_data[N] 64 Output Respective IQ data word or bytes to be written based on iq64_tx_ready signal.
RX Interface
iq64_rx_valid[N] 8 Input Assertion of the bit indicates the corresponding byte on the current iq_rx_data bus is valid IQ data.
iq64_rx_data[N] 64 Input IQ data received from the CPRI frame. The iq_rx_valid signal indicates valid I/Q data bytes.