AN 706: Routing HPS Peripheral Signals to the FPGA External Interface

ID 683659
Date 5/07/2018

1.2.1. Prerequisites

This design example is based on the Cyclone® V GSRD and tested with Intel® Quartus® Prime Standard Edition version 14.0. Refer to the links listed below and review the recommended material before starting with this design example.