Agilex™ 7 Hard Processor System Component Reference Manual
ID
683581
Date
10/08/2025
Public
3.1. Simulation Flows
3.2. Clock and Reset Interfaces
3.3. FPGA-to-HPS AXI* Slave Interface
3.4. HPS-to-FPGA AXI* Master Interface
3.5. Lightweight HPS-to-FPGA AXI* Master Interface
3.6. HPS-to-FPGA MPU Event Interface
3.7. Interrupts Interface
3.8. HPS-to-FPGA Debug APB Interface
3.9. FPGA-to-HPS System Trace Macrocell Hardware Event Interface
3.10. HPS-to-FPGA Cross-Trigger Interface
3.11. HPS-to-FPGA Trace Port Interface
3.12. FPGA-to-HPS DMA Handshake Interface
3.13. General Purpose Input Interface
3.14. EMIF Conduit
3.15. Simulating the Agilex™ 7 HPS Component Revision History
3.1.2. Generating the HPS Simulation Model in Platform Designer
Note: This section describes how to generate the simulation model when a single .qsys system is in the Quartus® Prime project. It does not describe the method to generate the simulation model when multiple .qsys systems are in the Quartus® Prime project. There are plans to describe this in a future version of this document.
The following steps outline how to generate the simulation model:
- In Quartus® Prime Pro Edition software, launch the Platform Designer and open your system design that has been created in the previous section.
- In Platform Designer, click on the Generate HDL button.
Figure 36. Platform Designer—Generate HDL Button
- A Generation Window opens. In the Simulation section, use the Create simulation model dropdown to choose Verilog or VHDL.
- Select which of the supported simulators to generate files. (Leaving all the boxes unselected generates files for all simulators.)
Note: When selecting the Clear output directories for selected generation targets, it erases all files in the output directories including any previous setup scripts.
- Click the Generate button.
Figure 37. Platform Designer—Select Simulators to Generate
Related Information