Visible to Intel only — GUID: nik1410905282840
Ixiasoft
Visible to Intel only — GUID: nik1410905282840
Ixiasoft
1.1. Stratix V Avalon-MM Interface for PCIe Datasheet
Stratix® V FPGAs include a configurable, hardened protocol stack for PCI Express that is compliant with PCI Express Base Specification 2.1 or 3.0.
The Hard IP for PCI Express IP core using the Avalon® Memory-Mapped (Avalon-MM) interface removes some of the complexities associated with the PCIe* protocol. For example, it handles all of the Transaction Layer Packet (TLP) encoding and decoding. Consequently, you can complete your design more quickly. The Avalon-MM interface is implemented as a bridge in soft logic. It is available in Platform Designer.
Link Bandwidth in Gigabits Per Second (Gbps) | ||||
---|---|---|---|---|
x1 | x2 | x4 | x8 | |
PCI Express Gen1 (2.5 Gbps) |
2 |
4 |
8 |
16 |
PCI Express Gen2 (5.0 Gbps) |
4 |
8 |
16 |
32 |
PCI Express Gen3 (8.0 Gbps) |
7.87 |
15.75 |
31.5 |
63 |
Refer to AN 456: PCI Express High Performance Reference Design for more information about calculating bandwidth for the hard IP implementation of PCI Express in many Intel FPGAs.
Did you find the information on this page useful?
Feedback Message
Characters remaining: