Visible to Intel only — GUID: nik1410564977407
Ixiasoft
Visible to Intel only — GUID: nik1410564977407
Ixiasoft
A.5.2. Avalon-MM RX Master Block
The 32-bit Avalon-MM master connects to the Avalon-MM interconnect fabric. It drives read and write requests to the connected Avalon-MM slaves, performing the required address translation. The RX master supports all legal combinations of byte enables for both read and write requests.
For more information about legal combinations of byte enables, refer to Avalon Memory Mapped Interfaces in the Avalon Interface Specifications.
Did you find the information on this page useful?
Feedback Message
Characters remaining: