Intel® Quartus® Prime Standard Edition User Guide: Partial Reconfiguration Intel® FPGA IP

Download PDF
ID 683404
Date 4/18/2019
Public
Document Table of Contents
Document Table of Contents x
1. Partial Reconfiguration IP Core
1. Partial Reconfiguration IP Core x
1.1. Instantiating the Partial Reconfiguration IP Core in the Qsys Interface 1.2. Instantiating the Partial Reconfiguration IP Core in the Intel® Quartus® Prime IP Catalog 1.3. Enable Compression 1.4. Enable Enhanced Decompression 1.5. Data Compression Comparison 1.6. Bitstream Compatibility Check 1.7. Clock-to-Data Ratio (CD Ratio) 1.8. Partial Reconfiguration IP Core Parameters 1.9. Partial Reconfiguration IP Core Ports 1.10. Reconfiguration Sequence 1.11. Slave Interface 1.12. FPGA Control Block Interface 1.13. Freeze Logic for 28-nm PR Regions 1.14. Data Source Controller 1.15. Standard Partial Reconfiguration Data Interface 1.16. JTAG Debug Mode for Partial Reconfiguration 1.17. Partial Reconfiguration IP Core User Guide Archives 1.18. Revision History
1.3. Enable Compression x
1.3.1. PR Bitstream Compression and Encryption ( Intel® Arria® 10 Designs) 1.3.2. Generating an Encrypted PR Bitstream
1.11. Slave Interface x
1.11.1. Interrupt Interface
1.12. FPGA Control Block Interface x
1.12.1. Partial Reconfiguration IP Core Timing Specification 1.12.2. Avalon® -MM Slave Interface Read and Write Transfer Timing
1.16. JTAG Debug Mode for Partial Reconfiguration x
1.16.1. Configuring Partial Reconfiguration Bitstream in JTAG Debug Mode
1. Partial Reconfiguration IP Core

1.2. Instantiating the Partial Reconfiguration IP Core in the Intel® Quartus® Prime IP Catalog

Partial Reconfiguration (PR) is available from the IP Catalog. You can choose to instantiate the core as an internal host or an external host.
If you are not using PR as a component of the Qsys interface, then you can instantiate PR with the Intel® Quartus® Prime IP Catalog.
  1. Click Tools > IP Catalog.
  2. Click Installed IP > Library > Basic Functions > Configuration and Programming and select Partial Reconfiguration.
  3. In the Save IP Variation dialog box, type the name for your partial reconfiguration IP variation. Choose whether to use Verilog or VHDL. Click OK to save your variation.
  4. Configure your IP core variation using the settings appropriate to your design.
    Figure 4. Partial Reconfiguration IP Core in the IP Catalog


  5. Optionally, turn on Enable Avalon-MM slave interface to use the Avalon Memory Map Slave interface rather than the Conduit interface.
  6. Turn on Enable enhanced decompression to use this optional feature.
  7. Select an appropriate clock-to-data ratio for your other options.
  8. Click Finish.
    The IP Catalog instantiates your IP core variation and displays a completion dialog box.

  9. Click Exit.
Related Information
Level Two Title