1.1. Instantiating the Partial Reconfiguration IP Core in the Qsys Interface 1.2. Instantiating the Partial Reconfiguration IP Core in the Intel® Quartus® Prime IP Catalog 1.3. Enable Compression 1.4. Enable Enhanced Decompression 1.5. Data Compression Comparison 1.6. Bitstream Compatibility Check 1.7. Clock-to-Data Ratio (CD Ratio) 1.8. Partial Reconfiguration IP Core Parameters 1.9. Partial Reconfiguration IP Core Ports 1.10. Reconfiguration Sequence 1.11. Slave Interface 1.12. FPGA Control Block Interface 1.13. Freeze Logic for 28-nm PR Regions 1.14. Data Source Controller 1.15. Standard Partial Reconfiguration Data Interface 1.16. JTAG Debug Mode for Partial Reconfiguration 1.17. Partial Reconfiguration IP Core User Guide Archives 1.18. Revision History
1.13. Freeze Logic for 28-nm PR Regions
When partially reconfiguring a design, freeze all the outputs of each PR region to a known constant value.
Freezing prevents the signal receivers in the static region from receiving undefined signals during the partial reconfiguration process. Freezing is important for control signals that you drive from the PR region. Cyclone® V or Stratix® V devices require that you freeze global and non-global inputs of a PR region.
Figure 9. Freezing at PR Region BoundaryThe Partial Reconfiguration IP core includes a freeze port for a single freeze signal that corresponds to the device you configure. When instantiating the IP core in your design, combine this freeze port with your system-level PR control logic to freeze the PR region output. If your design has multiple PR regions, create a decoding logic to route that freeze signal to the appropriate PR region’s freeze logic. Do not route the freeze signal to the PR regions unaffected by the current partial reconfiguration.
Note: If you are not using the Partial Reconfiguration IP core in your design, include logic to generate the freeze signal that you use for freezing the PR region outputs.
The static region logic must be independent of all the outputs from the PR regions for a continuous operation. Control the outputs of the PR regions by creating an RTL wrapper around the PR region.
Did you find the information on this page useful?