DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 10/16/2023
Document Table of Contents

11.4. FEC Registers

These registers are used to control access to FEC Error registers and read FEC Error Counters. All registers are applicable to 128B/132B Channel Coding only. When IP is operating in 8B/10B Channel Coding, all registers are Reserved.