Intel® Quartus® Prime Pro Edition User Guide: Power Analysis and Optimization

ID 683174
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.4.1.5. Merge Clocks

Evaluate the possibility of merging clocks and PLLs in the design.

Design 2clks & 2PLLs 1 Clk & 1 PLL

Oc_dma_stamp25

6.079W 5.46W
  • 2clks & 2PLLs

    Clk1:350Mhz, Fanout 46788

    Clk2: 365Mhz, Fanout 2450

  • 1Clk & 1PLL

    Merge clks

    clk: 365Mhz, Fanout 51277

Did you find the information on this page useful?

Characters remaining:

Feedback Message