Intel® Quartus® Prime Pro Edition User Guide: Power Analysis and Optimization

ID 683174
Date 10/04/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.5.1.1. Find Timing Information

  • To find False or Multi-Cycle Paths, click Report Ignored Constraints in the Timing Analyzer Tasks pane.
    Figure 39. Report Ignored Constraints
  • To see a list of the 10 paths with highest delay in the design, in the Reports pane find Fitter Summary Report > Estimate Delay Added for Hold Timing > Details.

Did you find the information on this page useful?

Characters remaining:

Feedback Message