AN 916: JESD204C Intel® FPGA IP and ADI AD9081/AD9082 MxFE* Interoperability Report for Intel® Stratix® 10 E-Tile Devices

ID 683157
Date 6/22/2020
Document Table of Contents Transmitter Transport Layer

To verify the data integrity of the data stream through the transmitter (TX) JESD204C Intel® FPGA IP and transport layer, the DAC JESD core is configured to check the PRBS test pattern that is transmitted from the test pattern generator of the FPGA. PRBS pattern checker is used to check the data integrity of DAC transport layer.

This figure shows the conceptual test setup for data integrity checking.
Figure 6. Data Integrity Check Using PRBS Pattern Checker
The Signal Tap logic analyzer monitors the operation of the TX transport layer.
Table 8.  TX Transport Layer Test Cases
Test Case Objective Description Passing Criteria
TXTL.1 Check the transport layer mapping of the data channel using PRBS test pattern.
The following signals in <ip_variant_name>_base.v are tapped:
  • j204c_tx_avst_valid
  • j204c_tx_avst_ready
  • j204c_tx_avst_data [(M*S*WIDTH_MULP*N)-1:0]

The txframe_clk is used as the sampling clock for the Signal Tap.

Check the following in the DAC:
  • PRBS test status
  • The j204c_tx_avst_valid and j204c_tx_avst_ready signals are asserted.
  • The PRBS test status in DAC register 0x2064 and 0x2065 does not show an error.

Did you find the information on this page useful?

Characters remaining:

Feedback Message