AN 916: JESD204C Intel® FPGA IP and ADI AD9081/AD9082 MxFE* Interoperability Report for Intel® Stratix® 10 E-Tile Devices

Download
ID 683157
Date 6/22/2020
Public
Document Table of Contents

1.2. Hardware Setup

An Intel® Stratix® 10 TX SI Development Kit (Production Rev B Edition) is used with the Analog Devices AD9081 daughter card module installed to the FMC+ connector of the development board.

  • The AD9081 EVM derives power from the FMC+ pins.
  • The FPGA reference clock is supplied by a pulse generator through an SMA cable.
  • The pulse generator provides device clock to the MxFE on the AD9081 EVB through an SMA cable.
Figure 1. Hardware Setup

The following system-level diagram shows how the different modules connect in this design.

Figure 2. System Diagram

In this setup, where LMF = 882, the data rate of the transceiver lanes is 24.75 Gbps. The pulse generator is used to provide reference clock to the clock generator Si53311. The core PLL reference clock and the transceiver reference clock is generated by the clock generator Si53311.

For FCLK_MULP=2, the core PLL generates 187.5 MHz link clock and 375 MHz frame clock. The pulse generator also provides the AD9081 device clock of 3000 MHz. The SPI master in the FPGA programs the AD9081 registers through the 4 wire SPI interfaces via FMC pins. The converters operate in a single JESD link in all configurations with a maximum of 8 lanes.

Did you find the information on this page useful?

Characters remaining:

Feedback Message