AN 916: JESD204C Intel® FPGA IP and ADI AD9081/AD9082 MxFE* Interoperability Report for Intel® Stratix® 10 E-Tile Devices

ID 683157
Date 6/22/2020
Document Table of Contents

1.3.2. JESD204C Intel® FPGA IP and ADC Configurations

The JESD204C Intel® FPGA IP parameters (L, M, and F) in this hardware checkout are natively supported by the AD9081 device configuration registers. The transceiver data rate, sampling clock frequency, and other JESD204C parameters comply with the AD9081 operating conditions.

The hardware checkout testing implements the JESD204C Intel® FPGA IP with the following parameter configurations.

Global setting for below configuration:
  • E = 1
  • CF = 0
  • FCLK_MULP = 2
  • WIDTH_MULP = 4
  • Subclass = 0
  • SH_CONFIG = CRC-12
  • FPGA Management Clock (MHz) = 100
Table 4.  Parameter Configuration
Mode LMF N/N’ S E Decimation Mode ADC Rate (Msps) Data Rate (Msps)8 Lane Rate (Mbps)9 FPGA Device Clock (MHz) 10 FPGA Link Clock (MHz) 11 FPGA Frame Clock (MHz)11 Data Pattern
1 882 16 1 1 2x1 3000 1500 24750 375 187.5 375 Ramp
8 Data rate = ADC rate x decimation factor.
9 Lane rate = (M/L) x N' x (66/64) x data rate.
10 The FPGA device clock is used to clock the core PLL and the transceiver.
11 The link clock and the frame clock are derived from the device clock using the core PLL.

Did you find the information on this page useful?

Characters remaining:

Feedback Message