Visible to Intel only — GUID: mcn1446772625223
Ixiasoft
Introduction to MIPI D-PHY
Overview on MIPI Operation
Functional Description: FPGA Receiving Interface and FPGA Transmitting Interface
I/O Standards for MIPI D-PHY Implementation
MIPI D-PHY Specifications
FPGA I/O Standard Specifications
IBIS Simulation
PCB Design Guidelines
Conclusion
Document Revision History for AN 754: MIPI D-PHY Solution with Passive Resistor Networks in Intel® Low-Cost FPGAs
Visible to Intel only — GUID: mcn1446772625223
Ixiasoft
Introduction to MIPI D-PHY
The Mobile Industry Processor Interface (MIPI) is an industry consortium specifying high-speed serial interface solutions to interconnect between components inside a mobile device. The group specifies both protocols and physical layer standards for a variety of applications. The D-PHY is a popular MIPI physical layer standard for Camera Serial Interface (CSI-2) and Display Serial Interface (DSI) protocols. You can use the CSI-2 interface with D-PHY for the Camera (Imager) to Host interface, as a streaming video interface between devices, and in applications outside of mobile devices.