AN 754: MIPI D-PHY Solution with Passive Resistor Networks in Intel® Low-Cost FPGAs

ID 683092
Date 4/03/2019
Public
Document Table of Contents

FPGA As Transmitter: Simulation Results Using Cyclone® V Devices

Figure 18.  Cyclone® V HS-TX Mode Eye Diagram Measured At MIPI D-PHY Receiver Die At 840 MbpsTrue (P) and Inverted (N) signals are plotted in green and orange. Differential signal (P-N) is plotted in red.
Figure 19.  Cyclone® V LP-TX Mode Waveform Measured At MIPI D-PHY Receiver Die for LP11 and LP00 States at 10 MbpsDP signal is shown in yellow and DN signal is shown in blue. The DN signal (blue) overlaps with the DP signal (yellow) because both signals are driven on the same state (LP11, LP00).
Figure 20.  Cyclone® V LP-TX Mode Waveform Measured At MIPI D-PHY Receiver Die for LP10 and LP01 States at 10 MbpsBoth DP and DN signals are not overlapped because they are driven out of phase (LP10, LP01).