P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683059
Date 12/04/2023
Document Table of Contents
Give Feedback VirtIO Notifications BAR Offset Register (Address: 0x018)

This register indicates where the structure begins relative to the base address associated with the BAR. The alignment requirements of the offset are indicated in each structure-specific section.

Table 25.  VirtIO Notifications BAR Offset Register
Bit Location Description Access Type Default Value
31:0 BAR Offset RO Settable through Platform Designer