P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683059
Date 12/04/2023
Public
Document Table of Contents

3.2.2.5.16. VirtIO Device Specific BAR Offset Register (Address 0x035 )

This register indicates where the structure begins relative to the base address associated with the BAR. The alignment requirements of the offset are indicated in each structure-specific section.

Table 34.  VirtIO Device Specific BAR Offset Register
Bit Location Description Access Type Default Value
31:0 BAR Offset RO Settable through Platform Designer