P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide

ID 683059
Date 12/04/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.2.3.8. Latency Tolerance Reporting (LTR)

This capability allows the P-Tile Avalon streaming IP, when operating in Endpoint mode, to report the delay that it can tolerate when requesting service from the Host. This information can help software optimize performance when the Endpoint needs a fast response, or optimize system power when a fast response is not necessary.

Table 97.  Latency Tolerance Reporting (LTR) Parameters
Parameter Value Default Value Description
PCIe0 Enable LTR True/False False

Enable or disable LTR capability for PCIe0.

LTR is a new mechanism that enables Endpoints to send information about their latency requirements for memory read/writes and interrupts.