Clocking and PLL User Guide: Agilex™ 3 FPGAs and SoCs

ID 847921
Date 4/07/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.6. Address Bus and Data Bus Settings

Assign a value of “0” for all the unused bits in the address bus and the data bus during reconfiguration operations.