Embedded Memory User Guide: Agilex™ 5 FPGAs and SoCs

ID 813901
Date 4/15/2025
Public
Document Table of Contents

4.2.3.2. Manual IP Instantiation through HDL

If you are an experienced user, you can manually instantiate the IP through VHDL or Verilog hardware description language (HDL).