Multi Channel DMA Intel® FPGA IP for PCI Express* User Guide

ID 683821
Date 7/14/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.3. Recommended Speed Grades

Table 4.  Recommended Speed Grades
PCIe Gen. Device Tile Variant PLD Clock Frequency Recommended Fabric Speed Grade
Gen 3 Intel® Stratix® 10 GX/MX H-Tile 250 MHz -1, -2
Intel® Stratix® 10 DX P-Tile 250 MHz -1, -2, -3
Intel Agilex® 7 P-Tile, F-Tile, R-Tile 250 MHz -1, -2, -3
Gen4 Intel® Stratix® 10 DX P-Tile 350 MHz -1
Intel® Stratix® 10 DX P-Tile 300 MHz -1, -2
Intel Agilex® 7 P-Tile, F-Tile, R-Tile 400 MHz -1, -2, -3
Intel Agilex® 7 P-Tile, F-Tile, R-Tile 500 MHz -1
Gen5 Intel Agilex® 7 R-Tile 400 MHz -1, -2, -3
Intel Agilex® 7 R-Tile 500 MHz -1