JESD204B Intel® Stratix® 10 FPGA IP Design Example User Guide
ID
683758
Date
10/14/2022
Public
1.2.5.4. Test Pattern Checker
Note: This module is only available in the design example when the duplex or simplex RX data path option is selected.
The test pattern checker checks either a parallel PRBS, alternate checkerboard, or ramp wave from the transport layer during test mode and outputs an error flag if there are any data mismatches. The test pattern checker is implemented in the top level RTL file, not in the Platform Designer project.
Related Information