PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 9/01/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

4.2.1. Top Level Interfaces

The PHY Lite for Parallel Interfaces IP consists of the following ports:

  • Clocks and reset
  • Core data and control (broken down into input and output paths)
  • I/O (broken down into input and output paths)
  • Avalon memory-mapped configuration bus (available only when Dynamic Reconfiguration feature is enabled)
Figure 58. Top-Level Interface This figure shows the top-level diagram of the PHY Lite for Parallel Interfaces IP interface.