PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 9/01/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Timing Closure: Dynamic Reconfiguration

You can dynamically reconfigure the delay elements in the I/O to optimize process, voltage, temperature variations by implementing a calibration algorithm that modifies the input and output delays.

Did you find the information on this page useful?

Characters remaining:

Feedback Message