PHY Lite for Parallel Interfaces Intel® FPGA IP User Guide

ID 683716
Date 9/01/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.5.5. Dynamic Reconfiguration

If you are using the dynamic reconfiguration feature, all interfaces of the External Memory Interfaces and PHY Lite for Parallel Interfaces IP cores in the same I/O column must share the reset signal. Multiple IP cores requiring Avalon core access require daisy chain connectivity.

Did you find the information on this page useful?

Characters remaining:

Feedback Message