OCT Intel® FPGA IP User Guide

Download PDF
ID 683708
Date 7/03/2019
Public
Document Table of Contents
Document Table of Contents x
OCT Intel® FPGA IP User Guide
OCT Intel® FPGA IP User Guide x
OCT Intel® FPGA IP Features OCT Intel® FPGA IP Overview OCT Intel® FPGA IP Functional Description OCT Intel® FPGA IP Design Example OCT Intel® FPGA IP References OCT Intel® FPGA IP User Guide Archives Document Revision History for OCT Intel® FPGA IP User Guide
OCT Intel® FPGA IP Overview x
RZQ Pin OCT Block OCT Logic
OCT Intel® FPGA IP Functional Description x
Power-Up Mode Interfaces User Mode OCT
User Mode OCT x
Core FSM
OCT Intel® FPGA IP Design Example x
Generating the Intel® Quartus® Prime Design Example
OCT Intel® FPGA IP References x
OCT Intel® FPGA IP Parameter Settings OCT Intel® FPGA IP Signals QSF Assignments IP Migration Flow for Arria® V, Cyclone® V, and Stratix® V Devices
IP Migration Flow for Arria® V, Cyclone® V, and Stratix® V Devices x
Migrating Your ALTOCT IP to the OCT Intel® FPGA IP
OCT Intel® FPGA IP User Guide

Document Revision History for OCT Intel® FPGA IP User Guide

Document Version Intel® Quartus® Prime Version IP Version Changes
2019.07.03 19.2 19.1
  • Added support for Intel® Stratix® 10 devices.
  • Updated the following IP names:
    • "Intel® FPGA OCT" to "OCT Intel® FPGA IP"
    • "Intel® FPGA GPIO" to "GPIO Intel® FPGA IP"
  • Updated the s2pload signal:
    • Removed s2pload from available user signals.
    • Updated descriptions regarding the s2pload signal behavior.

Date

Version

Changes

November 2017 2017.11.06
  • Added support for Intel® Cyclone® 10 GX devices.
  • Renamed Altera OCT IP core to Intel® FPGA OCT IP core.
  • Renamed Qsys to Platform Designer.
  • Updated text for additional Intel rebranding.
May 2017 2017.05.08 Rebranded as Intel.
December, 2015 2015.12.07
  • Changed instances of "megafunction" to "IP core".
  • Changed instances of Quartus II to Quartus Prime.
  • Various edits to contents and links to improve style and clarity.
August, 2014

2014.08.18

  • Added information about OCT calibration in user mode.
  • Updated the IP core signals and parameters:
    • core_rzqin_export changed to rzqin
    • core_series_termination_control_export changed to oct_<x>_series_termination control[15:0]
    • core_parallel_termination_control_export changed to oct_<x>_parallel_termination_control[15:0]

November, 2013

2013.11.29

Initial release.

Level Two Title