OCT Intel® FPGA IP Overview
Figure 1. OCT IP Top-Level DiagramThis figure shows the top-level diagram of the OCT IP.
|OCT block||Generates and sends calibration code words to the I/O buffer blocks.|
|OCT logic||Receives the calibration code words serially from the OCT block and sends the calibration code words in parallel to the buffers.|
Did you find the information on this page useful?