E-Tile JESD204C Intel Agilex® 7 FPGA IP Design Example User Guide

Download PDF
ID 683702
Date 12/21/2023
Public
Document Table of Contents
Document Table of Contents x
1. About the E-Tile JESD204C Intel Agilex® 7 FPGA IP Design Example User Guide 2. JESD204C Intel® FPGA IP Design Example Quick Start Guide 3. Detailed Description for the JESD204C Design Example 4. E-Tile JESD204C Intel Agilex® 7 FPGA IP Design Example User Guide Archives 5. Document Revision History for the E-Tile JESD204C Intel Agilex® 7 FPGA IP Design Example User Guide
2. JESD204C Intel® FPGA IP Design Example Quick Start Guide x
2.1. Design Example Block Diagram 2.2. Hardware and Software Requirements 2.3. Generating the Design 2.4. Compiling and Simulating the Design 2.5. Compiling and Testing the Design
2.3. Generating the Design x
2.3.1. Design Example Parameters 2.3.2. Directory Structure
3. Detailed Description for the JESD204C Design Example x
3.1. System Components 3.2. JESD204C Design Example Clock and Reset 3.3. JESD204C Design Example Signals 3.4. JESD204C Design Example Control Registers 3.5. Hardware Test for System Console Control Design Example
3.1. System Components x
3.1.1. JTAG to Avalon® Master Bridge 3.1.2. Parallel I/O (PIO) Core 3.1.3. SPI Master 3.1.4. SYSREF Generator 3.1.5. Pattern Generator and Checker
3.5. Hardware Test for System Console Control Design Example x
3.5.1. Board Connectivity
1. About the E-Tile JESD204C Intel Agilex® 7 FPGA IP Design Example User Guide
2. JESD204C Intel® FPGA IP Design Example Quick Start Guide
3. Detailed Description for the JESD204C Design Example
4. E-Tile JESD204C Intel Agilex® 7 FPGA IP Design Example User Guide Archives
5. Document Revision History for the E-Tile JESD204C Intel Agilex® 7 FPGA IP Design Example User Guide

2.1. Design Example Block Diagram

Figure 2.  JESD204C Design Example High-level Block Diagram

The design example consists of the following modules:

  • Platform Designer system
    • JESD204C Intel® FPGA IP
    • JTAG to Avalon master bridge
    • Parallel I/O (PIO) controller
    • Serial Port Interface (SPI)—master module
    • Core PLL
    • SYSREF generator
  • Pattern generator
  • Pattern checker
  • IOPLL
Table 5.  Design Example Modules
Components Description
Platform Designer system

The Platform Designer system instantiates the JESD204C IP data path and supporting peripherals.

JESD204C Intel® FPGA IP This Platform Designer subsystem contains the TX and RX JESD204C IPs instantiated together with the duplex PHY.

JTAG to Avalon Master bridge

This bridge provides system console host access to the memory-mapped IP in the design through the JTAG interface.

Parallel I/O (PIO) controller

This controller provides a memory-mapped interface for sampling and driving general purpose I/O ports.

SPI master

 This module handles the serial transfer of configuration data to the SPI interface on the converter end.

SYSREF generator

The SYSREF generator uses the link clock as a reference clock and generates SYSREF pulses for the JESD204C IP.

Note: This design example uses the SYSREF generator to demonstrate the duplex JESD204C IP link initialization. In the JESD204C subclass 1 system level application, you must generate the SYSREF from the same source as the device clock.

Pattern generator

The pattern generator generates a PRBS or ramp pattern.

Pattern checker

The pattern checker verifies the PRBS or ramp pattern received, and flags an error when it finds a mismatch of data sample.

IOPLL

 This design example uses an IOPLL to generate a user clock for transmitting data into the JESD204C IP.
Level Two Title