JESD204C Intel® Agilex™ FPGA IP Design Example User Guide

Download
ID 683702
Date 2/10/2023
Public
Document Table of Contents
Document Table of Contents x
1. About the JESD204C Intel® Agilex™ FPGA IP Design Example User Guide 2. JESD204C Intel® FPGA IP Design Example Quick Start Guide 3. Detailed Description for the JESD204C Design Example 4. JESD204C Intel® Agilex™ FPGA IP Design Example User Guide Archives 5. Document Revision History for the JESD204C Intel® Agilex™ FPGA IP Design Example User Guide
2. JESD204C Intel® FPGA IP Design Example Quick Start Guide x
2.1. Design Example Block Diagram 2.2. Hardware and Software Requirements 2.3. Generating the Design 2.4. Compiling and Simulating the Design 2.5. Compiling and Testing the Design
2.3. Generating the Design x
2.3.1. Design Example Parameters 2.3.2. Directory Structure
3. Detailed Description for the JESD204C Design Example x
3.1. System Components 3.2. JESD204C Design Example Clock and Reset 3.3. JESD204C Design Example Signals 3.4. JESD204C Design Example Control Registers 3.5. Hardware Test for System Console Control Design Example
3.1. System Components x
3.1.1. JTAG to Avalon® Master Bridge 3.1.2. Parallel I/O (PIO) Core 3.1.3. SPI Master 3.1.4. SYSREF Generator 3.1.5. Pattern Generator and Checker
3.5. Hardware Test for System Console Control Design Example x
3.5.1. Board Connectivity
1. About the JESD204C Intel® Agilex™ FPGA IP Design Example User Guide
2. JESD204C Intel® FPGA IP Design Example Quick Start Guide
3. Detailed Description for the JESD204C Design Example
4. JESD204C Intel® Agilex™ FPGA IP Design Example User Guide Archives
5. Document Revision History for the JESD204C Intel® Agilex™ FPGA IP Design Example User Guide

3.5.1. Board Connectivity

If you are performing hardware testing on the selected Intel development kits, generate the design example with the appropriate target development kit selected.

Refer to the instructions in Generating the Design.

Note: Running the hardware test with the design generated as-is is only possible when the JESD204C Intel® FPGA IP is configured in duplex data path mode (i.e. with both TX and RX data paths present). Make your own modifications to the design to run the hardware test if generating a simplex data path design.
Table 21.   Intel® Agilex™ Development Kit Board ConnectivityThe generated design has pre-assigned pins that target the relevant boards. The table describes the board connectivity of key design ports for all supported target development kits.
Port Name Port Description Board Component Component Description
global_rst_n Global reset

S1

User PB0 push-button
refclk_core Core PLL reference clock input

Y2

Si549 clock generator
refclk_xcvr Transceiver reference clock input

Y2

Si549 clock generator
mgmt_clk Control clock

U36

Si5338 clock generator (CLK1)
tx_serial_data TX serial data

U12

QSFP-DD
rx_serial_data RX serial data

U12

QSFP-DD
user_led[0] GPIO- SPI programming done

Virtual pin

–
user_dip[0] GPIO- internal serial loopback enable

Virtual pin

–
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message