Visible to Intel only — GUID: yru1617906307861
Ixiasoft
4.3. Transceiver Guidelines
Intel® Stratix® 10 I/O Limited (IOL) FPGAs have additional Intel® Quartus® Prime Fitter placement restrictions that set the maximum transceiver bandwidth at 499 Gbps for respective TX accumulative data rate and RX accumulative data rate across all used transceiver channels in a design.
Placement guidelines in the respective L/H/E/P-Tile Transceiver User Guide and in AN 778 apply for both standard Intel® Stratix® 10 and IOL Intel® Stratix® 10 FPGAs.
For related information, refer to:
L- and H-Tile Transceiver PHY User Guide
E-Tile Transceiver PHY User Guide
Intel FPGA P-Tile Avalon Streaming IP for PCI Express Design Example User Guide
P-Tile Avalon® Memory-mapped Intel® FPGA IP for PCI Express* User Guide