Intel® Agilex™ Hard Processor System Component Reference Manual

ID 683581
Date 2/07/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Enable DDR Arm* Trace Bus (ATB)

Turning on the Enable DDR Arm* Trace Bus option enables the ddr_atb_clock clock input and ddr_atb_reset reset input interfaces.