Intel® Agilex™ Hard Processor System Component Reference Manual

ID 683581
Date 2/07/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.4. HPS-to-FPGA AXI* Master Interface

The HPS-to-FPGA AXI* master interface, h2f_axi_master, is connected to a Mentor Graphics AXI* master BFM for simulation with an instance name of h2f_axi_master_inst. In Platform Designer, you can configure the HPS-to-FPGA interface with the following address, data, and ID widths. The BFM clock input is connected to h2f_axi_clock clock.

Table 23.  Configuration of HPS-to-FPGA AXI* Master BFM



AXI* Address Width


AXI* Read and Write Data Width

32, 64, or 128

AXI* ID Width


You control and monitor the AXI* master BFM by using the BFM API.