Intel® Agilex™ Hard Processor System Component Reference Manual

Download PDF
ID 683581
Date 2/07/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Introduction to the Intel® Agilex™ Hard Processor System Component 2. Configuring the Intel® Agilex™ Hard Processor System Component 3. Simulating the Intel® Agilex™ HPS Component
1. Introduction to the Intel® Agilex™ Hard Processor System Component x
1.1. Cortex*-A53 MPCore* Processor 1.2. CoreSight* Debug Components 1.3. Interconnect 1.4. FPGA Bridges 1.5. Memory Controllers 1.6. Support Peripherals 1.7. Introduction to the HPS Component Revision History
1.6. Support Peripherals x
1.6.1. Interface Peripherals 1.6.2. On-Chip Memories
2. Configuring the Intel® Agilex™ Hard Processor System Component x
2.1. Parameterizing the HPS Component 2.2. FPGA Interfaces 2.3. HPS Clocks and Resets 2.4. HPS EMIF 2.5. I/O Delays 2.6. Pin MUX and Peripherals 2.7. Generating and Compiling the HPS Component 2.8. Using the Address Span Extender Component 2.9. Configuring the HPS Component Revision History
2.2. FPGA Interfaces x
2.2.1. General Interfaces 2.2.2. HPS-FPGA AXI Bridges 2.2.3. HPS Boot Source 2.2.4. DMA Controller Interface 2.2.5. Interrupts
2.2.1. General Interfaces x
2.2.1.1. Enable MPU Standby and Event Interfaces 2.2.1.2. Enable General Purpose Signals 2.2.1.3. Enable Debug APB Interface 2.2.1.4. Enable System Trace Macrocell (STM) Hardware Events 2.2.1.5. Enable FPGA Cross Trigger Interface 2.2.1.6. Enable DDR Arm* Trace Bus (ATB)
2.2.2. HPS-FPGA AXI Bridges x
2.2.2.1. FPGA-to-HPS Slave Interface 2.2.2.2. HPS to FPGA AXI-4 Master Interface 2.2.2.3. Lightweight HPS to FPGA Master Interface
2.2.5. Interrupts x
2.2.5.1. FPGA-to-HPS 2.2.5.2. HPS-to-FPGA
2.3. HPS Clocks and Resets x
2.3.1. Input Clocks 2.3.2. Internal Clocks and Output Clocks 2.3.3. Resets
2.3.1. Input Clocks x
2.3.1.1. External Clock Source 2.3.1.2. FPGA-to-HPS Clocks Source 2.3.1.3. Peripheral FPGA Clocks
2.3.2. Internal Clocks and Output Clocks x
2.3.2.1. Main PLL Output Clocks – Desired Frequencies 2.3.2.2. HPS to FPGA User Clocks 2.3.2.3. HPS Peripheral Clocks – Desired Frequencies 2.3.2.4. Clock Sources 2.3.2.5. PLL Report
2.6. Pin MUX and Peripherals x
2.6.1. Pin Mux GUI 2.6.2. Pin Mux Report 2.6.3. EMAC ptp Interface
2.6.1. Pin Mux GUI x
2.6.1.1. Auto-Place IP 2.6.1.2. Advanced
3. Simulating the Intel® Agilex™ HPS Component x
3.1. Simulation Flows 3.2. Clock and Reset Interfaces 3.3. FPGA-to-HPS AXI* Slave Interface 3.4. HPS-to-FPGA AXI* Master Interface 3.5. Lightweight HPS-to-FPGA AXI* Master Interface 3.6. HPS-to-FPGA MPU Event Interface 3.7. Interrupts Interface 3.8. HPS-to-FPGA Debug APB Interface 3.9. FPGA-to-HPS System Trace Macrocell Hardware Event Interface 3.10. HPS-to-FPGA Cross-Trigger Interface 3.11. HPS-to-FPGA Trace Port Interface 3.12. FPGA-to-HPS DMA Handshake Interface 3.13. General Purpose Input Interface 3.14. EMIF Conduit 3.15. Simulating the Intel® Agilex™ HPS Compontent Revision History
3.1. Simulation Flows x
3.1.1. Setting Up the HPS Component for Simulation 3.1.2. Generating the HPS Simulation Model in Platform Designer 3.1.3. Running the Simulations
3.1.1. Setting Up the HPS Component for Simulation x
3.1.1.1. HPS Conduit Interfaces Connecting to the FPGA
3.1.3. Running the Simulations x
3.1.3.1. Running HPS RTL Simulation 3.1.3.2. Running HPS Post-Fit Simulation
3.1.3.2. Running HPS Post-Fit Simulation x
3.1.3.2.1. Post-Fit Simulation Files 3.1.3.2.2. BFM API Hierarchy Format
3.2. Clock and Reset Interfaces x
3.2.1. Clock Interface 3.2.2. Reset Interface
1. Introduction to the Intel® Agilex™ Hard Processor System Component
2. Configuring the Intel® Agilex™ Hard Processor System Component
3. Simulating the Intel® Agilex™ HPS Component

3.1.1.1. HPS Conduit Interfaces Connecting to the FPGA

The following tables define the HPS Conduit interfaces that connect to the FPGA.

Table 7.   h2f_warm_reset_handshake

Role Name

Direction

Width

h2f_pending_rst_req_n

Output

1

f2h_pending_rst_ack_n

Input

1

Table 8.   h2f_gp
Role Name Direction Width
h2f_gp_in Input 32
h2f_gp_out Output 32
Table 9.   h2f_mpu_events
Role Name Direction Width
h2f_mpu_eventi Input 1
h2f_mpu_evento Output 1
h2f_mpu_standbywfe Output 4
h2f_mpu_standbywfi Output 4
Table 10.   f2h_dma0 to f2h_dma7
Role Name Direction Width
f2h_dma_req<0-7>_req Input 1
f2h_dma_req<0-7>_single Input 1
f2h_dma_req<0-7>_ack Output 1
Table 11.   h2f_debug_apb_sideband
Role Name Direction Width
h2f_dbg_apb_PCLKEN Input 1
h2f_dbg_apb_DBG_APB_DISABLE Input 1
Table 12.   f2h_stm_hw_events
Role Name Direction Width
f2h_stm_hwevents Input 43
Table 13.   h2f_cti
Role Name Direction Width
h2f_cti_trig_in Input 8
h2f_cti_trig_in_ack Output 8
h2f_cti_trig_out Output 8
h2f_cti_trig_out_ack Input 8
h2f_cti_fpga_clk_en Input 1
Table 14.   h2f_tpiu
Role Name Direction Width
h2f_tpiu_clk_ctrl Input 1
h2f_tpiu_data Output 32
Level Two Title