Intel® Agilex™ Hard Processor System Component Reference Manual

ID 683581
Date 2/07/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1. Introduction to the Intel® Agilex™ Hard Processor System Component

Updated for:
Intel® Quartus® Prime Design Suite 22.4
The hard processor system (HPS) component is a wrapper that interfaces logic in your design to the:
  • HPS hard logic
  • Simulation models
  • Bus functional models (BFMs)
  • Software handoff files
The HPS component instantiates the HPS hard logic in your design and enables other soft components to interface with the HPS hard logic. The HPS component has a small footprint in the FPGA fabric, as the component only serves to enable soft logic to hard logic connection in the HPS.

After you connect the soft logic to the HPS, you can use Platform Designer to ensure:

  • Interoperability by adapting Avalon® Memory-Mapped ( Avalon® -MM) interfaces to AXI*
  • Handling of data width mismatches and clock domain transfer crossings

You are able to interface your Intel® , customer, or third party FPGA core IP to the HPS without the creation of integration logic. This reference manual details the interfaces exposed and configured by the options in the component.

For more information about the HPS system architecture and features, refer to the "Introduction to the Hard Processor" chapter in the Intel® Agilex™ Hard Processor System Technical Reference Manual.