Intel® Agilex™ Hard Processor System Component Reference Manual

ID 683581
Date 2/07/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Auto-Place IP

The Auto-Place IP tab contains a list of HPS peripherals that can be enabled and either routed to the HPS I/Os or to the FPGA.
Figure 26.  Platform Designer Auto-Place IP Sub-Tab
You can enable the following types of peripherals:
  • NAND Flash Controller
  • SD/MMC Controller
  • Ethernet Media Access Controller
  • USB 2.0 OTG Controller
  • I2C Controller
  • UART Controller
  • SPI Master
  • SPI Slave
  • CoreSight Debug and Trace
  • GPIO

For more information about each of these HPS peripherals, refer to the Intel® Agilex™ Hard Processor System Technical Reference Manual.

You can enable one or more instances of each peripheral type by using the dropdown menu next to each peripheral. When enabled, some peripherals also have mode settings specific to their functions. Once you have selected a peripheral, you must click the Apply Selections button in order to enable the selected peripherals. Clicking the Apply Selections button triggers the HPS component to do a best-effort automatic placement of the enabled peripheral signals to the HPS I/Os. This overrides any settings already chosen in the Advanced tab. The results of this placement becomes visible in the I/O Selections section on the right side of the Auto-Place IP tab. Any messages, such as failures to place a peripheral, appears in the message box in the I/O Selections section.

If the NAND, SD/MMC, or TRACE peripherals are enabled, there are further options to specify the desired bit width of the interface routed to the HPS I/Os. If any of the EMACs are enabled, the corresponding Interface and PHY Options dropdowns becomes available to specify the desired EMAC parameters.