Multi Channel DMA for PCI Express* Intel® FPGA IP Design Example User Guide
ID
683517
Date
12/01/2021
Public
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: dsw1592875135792
Ixiasoft
3.3.5. View the Results
To view the Simulation Logs, Simulation Waveforms and Hardware Test Results for each design example, refer to Design Example Detailed Description.