Serial Lite IV Intel® Agilex™ FPGA IP Design Example User Guide

ID 683391
Date 11/01/2021

A newer version of this document is available. Customers should click here to go to the newest version.

3.4.2. Hardware Testing Result for Full Transfer Mode

The following are samples of hardware testing results for each design example variant.

Figure 14. Example of System Console Printout for PAM4 with RS-FEC Enabled
Figure 15. Example of System Console Printout for NRZ with RS-FEC Enabled
Note: The NRZ without RS-FEC enabled variant (RS-FEC mode: 0) has similar system console printout.