Serial Lite IV Intel® Agilex™ FPGA IP Design Example User Guide
ID
683391
Date
11/01/2021
Public
A newer version of this document is available. Customers should click here to go to the newest version.
1. About the Serial Lite IV Intel® Agilex™ FPGA IP Design Example User Guide
2. Quick Start Guide
3. Detailed Description for Serial Lite IV Design Example
4. Serial Lite IV Intel® Agilex™ FPGA IP Design Example User Guide Archives
5. Document Revision History for the Serial Lite IV Intel® Agilex® FPGA IP Design Example User Guide
3. Detailed Description for Serial Lite IV Design Example
This design example demonstrates the functionality of data streaming using basic and full mode.
You can specify the parameter settings of your choice and generate the design example.
The design example is available only in duplex mode.