Visible to Intel only — GUID: bhc1410500789384
Ixiasoft
Visible to Intel only — GUID: bhc1410500789384
Ixiasoft
Internal JTAG Interface
There are two interfaces to access the JTAG control block in 28-nm and 20-nm FPGAs: the external JTAG interface and the internal JTAG interface.
The external JTAG interface accesses the JTAG control block through the physical JTAG pins—TCK, TDI, TDO, and TMS. You use the external JTAG interface for FPGA configuration when using JTAG configuration scheme via programming cables or executing JTAG instructions using external player or processor such as JAM player or JTAG chain debugger tool. The internal JTAG interface refers to the connection between TCK, TDI, TDO, and TMS signals from the internal FPGA core fabric and the JTAG control block.
You can only access the JTAG control block using either one of these interfaces one at a time. For example, when you use the internal JTAG interface, the external JTAG interface to the JTAG control block is disabled. To access the internal JTAG interface, you must include the WYSIWYG atom in your Intel® Quartus® Prime design.
Device Family | JTAG WYSIWYG Atom |
---|---|
Arria® V | |
Cyclone® V | |
Stratix® V | |
Intel® Arria® 10 | |
Intel® Cyclone® 10 GX | |
Ports | Input/Output | Functions |
---|---|---|
<jtagblock_name> | — | Identifier for the arriaii_jtag WYSIWYG atom and represents any identifier name that is legal for the given description language, such as Verilog HDL, VHDL, and AHDL. |
.corectl() | Input | Active high input to the JTAG control block to enable the internal JTAG access from core interface. When the FPGA enters user mode after configuration, this port is low by default. Pulling this port to logic high enables the internal JTAG interface (with external JTAG interface disabled at the same time) and pulling this port to logic low disables the internal JTAG interface (with external JTAG interface enabled at the same time). |
.tckcore() | Input | Core TCK signal. 19 |
.tdicore() | Input | Core TDI signal. 19 |
.tdocore() | Output | Core TDO signal. 19 |
.tmscore() | Input | Core TMS signal. 19 |
.clkdruser() | Input/Output | These ports are not used for enabling the JTAG secure mode using the internal JTAG interface, hence you can leave them unconnected. |
.runidleuser() | ||
.shiftuser() | ||
.tck() | ||
.tckutap() | ||
.tdi() | ||
.tdiutap() | ||
.tdo() | ||
.tdouser() | ||
.tdoutap() | ||
.tms() | ||
.tmsutap() | ||
.updateuser() | ||
.usr1user() |